
2001 Microchip Technology Inc.
DS39026C-page 119
PIC18CXX2
bit 4
CKP: Clock Polarity Select bit
In SPI mode:
1
= Idle state for clock is a high level
0
= Idle state for clock is a low level
In I2C Slave mode:
SCK release control
1
= Enable clock
0
= Holds clock low (clock stretch). (Used to ensure data setup time.)
In I2C Master mode:
Unused in this mode
bit 3-0
SSPM3:SSPM0: Synchronous Serial Port Mode Select bits
0000
= SPI Master mode, clock = FOSC/4
0001
= SPI Master mode, clock = FOSC/16
0010
= SPI Master mode, clock = FOSC/64
0011
= SPI Master mode, clock = TMR2 output/2
0100
= SPI Slave mode, clock = SCK pin. SS pin control enabled.
0101
= SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin.
0110
= I2C Slave mode, 7-bit address
0111
= I2C Slave mode, 10-bit address
1000
= I2C Master mode, clock = FOSC / (4 * (SSPADD+1))
1001
= Reserved
1010
= Reserved
1011
= I2C firmware controlled Master mode (Slave idle)
1100
= Reserved
1101
= Reserved
1110
= I2C Slave mode, 7-bit address with START and STOP bit interrupts enabled
1111
= I2C Slave mode, 10-bit address with START and STOP bit interrupts enabled
REGISTER 14-2:
SSPCON1: MSSP CONTROL REGISTER1 (CONTINUED)
R/W-0
WCOL
SSPOV
SSPEN
CKP
SSPM3
SSPM2
SSPM1
SSPM0
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
- n = Value at POR
’1’ = Bit is set
’0’ = Bit is cleared
x = Bit is unknown